Energieopslag voeding chip inductor matching

• Huis
• Energieopslag voeding chip inductor matching

Recent works on on-chip magnetic inductors suggest that the inductance density can be increased significantly by using magnetic-core material, specifically CoZrTa material, which has a relative ...

What are the best re-SULTs derived from simulations of on-chip inductor?

Achieved parame-ters can be included among the best results from recently published works summarized in this paper. The best re-sults obtained from simulations of the proposed on-chip inductor include inductance nH, inductance density nHmm , the maximum quality fac-tor at frequency MHz, se-ries resistance Ω, and self-resonant frequency FSR MHz.

Are off-chip bulky inductors suitable for RF energy harvesting systems?

In RF energy harvesting systems, the use of off-chip bulky inductors adds significant area overhead and additional parasitics associated with off-chip components. This paper proposes a fully on-chip tunable impedance matching strategy for such systems.

Can a fully on-chip tunable impedance matching scheme reduce power transfer losses?

This paper proposes a fully on-chip tunable impedance matching scheme to minimize power transfer losses across the antenna rectifier interface in an RF energy harvesting system. The proposed matching scheme eliminates the need for bulky off-chip inductors and uses on-chip varactor-based inductors for low form-factor applications.

Does on-chip inductance affect power grid noise?

The proposed approach was used on industrial circuits to study the effect of on-chip inductance on delay, crosstalk, and power grid noise. When comparing the PEEC model with the sim-plified loop inductance model, we found that the latter dramati-cally overestimates the impact of signal inductance.

How does on-chip inductance affect signal integrity?

On-chip inductance impacts these in terms of delay variations, degradation of signal integrity due to overshoots/oscillations, aggravation of signal crosstalk, and increased power grid noise. The main difficulty in the extraction and simulation of on-chip inductance is the fact that inductance is a function of a closed cur-rent loop.

Why is it difficult to calculate on-chip inductance?

The main difficulty in the extraction and simulation of on-chip inductance is the fact that inductance is a function of a closed cur-rent loop. Therefore, it is required that both the current through a signal net and the return currents through the power grid be consid-ered simultaneously instead of being analyzed in isolation.